• Home
  • Product
    Optical interconnect
    Copper interconnect
    Clocks
  • Solution
    Optical module
    TYPE-C long connection
    HDMI long connection
    CPU/GPU interconnection
    TYPE-C hub
  • Tech & Support
    Technical data
    Quality document
    Manual Application
  • Sample mall
    Sample application
    Proxy sample
  • Quality & reliability
    Quality management standard
    Reliability report
    PCN
  • About us
    Company profile
    Job opportunities
    Contact us
CN
Personal center
Log on
Product
Product
  • Optical interconnect
  • Copper interconnect
  • Clocks
Home - Product - Optical interconnect - Laser driver

PHO28094

4-channel 25.8G/28Gbps VCSEL driver with integrated CDR

Product details Technical documentation Design and development

Product details

Parameter Package | Pin | Size Characteristic Describe
Part Number PHO28094
Description Four Channel 25G / 28G CDR with Integrated VCSEL Driver
Max Data Rate(Gbps) 28
Core supply voltage (V) 1.8,3.3
Features I2C

The chip size is 3.1 mm x 2 mm

Four channel 25.78G/28.05Gbps VCSEL driver/CDR/equalizer

Low power consumption: typical 160mW/ch, bypass CDR 125mW/ch

Programmable eye diagram shaping function, easy to adapt to various VCSEL

Reference free CDR with programmable PLL BW and bypass mode

Each channel is individually programmable/powered off

Digital diagnostic monitoring interface

Supports chip temperatures ranging from -40 ° C to+95 ° C

Extract clock output fb/16 (monitoring clock).

Programmable configuration of bias and modulation (both support 0.1~12.8 mA) current

Used to mark LOS, LOL * TX fault alarm pins on any channel

PHO28094 is a four-way 25.78 Gbps/28.05 Gbps VCSEL driver that integrates CDR and equalizer, and can be used as a complete single-chip transmission solution in optical modules. The center distance between the output pads between channels is 250 μ m to ensure compatibility with standard optical interfaces. Each channel includes VCSEL drivers with eye shaping capabilities, high-performance CDRs, and high compensation equalizers, all of which can be controlled through an I2C serial interface. The non reference clock CDR of PHO28094 can be re timed at 25.78 Gbps, 27.95 Gbps, and 28.05 Gbps. Traditional or non-standard data rates can be supported through bypass functionality.

The bare chip size of PHO28094 is 3.1 mm x 2 mm, supplied in waffle box packaging.

Technical documentation

Philoong's selected popular documents about this product
Type Title

Design and development

All Software Development Design tools and simulations CAD symbols, packaging, and 3D models
Software Development

Coming Soon...

Design tools and simulations

Coming Soon...

CAD symbols, packaging, and 3D models
Encapsulation Pin CAD symbols, packaging, and 3D models
Should comply with the standard terms and conditions of Philoong evaluation products.
Gentle Reminder

You are not logged in, please log in first before downloading!

Cancel operation
Go to login
Product
Optical interconnect
Copper interconnect
Clocks
Solution
Optical module
TYPE-C long connection
HDMI long connection
CPU/GPU interconnection
TYPE-C hub
Tech & Support
Technical data
Quality document
Manual Application
Sample mall
Sample application
Proxy sample
Quality & reliability
Quality management standard
Reliability report
PCN
About us
Company profile
Job opportunities
Contact us
WeChat
Website Map Legal Notice Links

Copyright © 2022 Wuxi PHILOONG Microelectronics Co.,Ltd All Rights Reserved. 苏ICP备2024127831号-1